View MCM63R836_2093759.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MCM63R836 ? mcm63r918 1 motorola fast sram 8m late write hstl the MCM63R836/918 is an 8mbit synchronous late write fast static ram designed to provide high performance in secondary cache and atm switch, telecom, and other high speed memory applications. the mcm63r918 (organized as 512k words by 18 bits) and the MCM63R836 (organized as 256k words by 36 bits) are fabricated in motorola's high performance silicon gate cmos technology. the differential clock (ck) inputs control the timing of read/write operations of the ram. at the rising edge of ck; all addresses, write enables, and synchronous selects are registered. an internal buffer and special logic enable the memory to accept write data on the rising edge of ck, a cycle after address and control signals. read data is also driven on the rising edge of ck. the ram uses hstl inputs and outputs. the adjustable input trippoint (v ref ) and output voltage (v ddq ) gives the system designer greater flexibility in optimizing system performance. the synchronous write and byte enables allow writing to individual bytes or the entire word. the impedance of the output buffers is programmable, allowing the outputs to match the impedance of the circuit traces which reduces signal reflections. ? byte write control ? 2.5 v 5% to 3.3 v + 10% operation ? hstl e i/o (jedec standard jesd86 class i compatible) ? hstl e user selectable input trippoint ? hstl e compatible programmable impedance output drivers ? register to register synchronous operation ? boundary scan (jtag) ieee 1149.1 compatible ? differential clock inputs ? optional x18 or x36 organization ? MCM63R836/9183.0 = 3.0 ns MCM63R836/9183.3 = 3.3 ns MCM63R836/9183.7 = 3.7 ns MCM63R836/9184.0 = 4.0 ns ? sleep mode operation (zz pin) ? 119bump, 50 mil (1.27 mm) pitch, 14 mm x 22 mm flipped chip plastic ball grid array (pbga) order this document by MCM63R836/d semiconductor technical data MCM63R836 mcm63r918 fc package pbga case 999d01 rev 1 10/12/00 ? motorola, inc. 2000 f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 2 motorola fast sram address registers sa ck sw sbx control logic data in register memory array g sw registers data out register dq ss ss registers functional block diagram pin assignments MCM63R836 6 5 4 3 2 17 b c v ss g a d e f h j v ss v ss sbb v ss sa v ss v ss v ss sa sa sa sa sa sa sa sa nc sa sa nc nc nc dqb sa sa nc zz sw dqa dqa v ddq v ddq dqb v ddq dqb dqb dqa dqa v dd v dd tdo sa tdi tms nc tck dqd dqd v ss sa ck v ss dqa dqa sa v ss dqd dqd v ddq dqd v ss nc dqa dqa sba sbd dqd dqd dqd dqd v ss ck v ss dqc dqa v dd v ref v dd v ref v dd v ddq dqc v ss nc dqb dqb dqb nc sbc dqc dqc v ddq dqc v ss g dqb ss v ss dqc dqc dqc v ss zq dqb v dd nc nc nc sa nc nc k l m n p r t u v ddq v ddq sa v ddq v ddq nc 6 5 4 3 2 17 b c v ss g a d e f h j v ss v ss v ss v ss sa v ss v ss v ss sa sa sa sa sa sa sa sa sa sa sa sa nc nc nc sa sa nc zz sw nc nc v ddq v ddq nc v ddq dqa dqa dqa dqa v dd v dd tdo nc tdi tms nc tck nc dqb v ss sa ck v ss nc dqa sa v ss nc dqb v ddq dqb v ss nc nc dqa sba v ss nc dqb nc dqb v ss ck v ss dqb nc v dd v ref v dd v ref v dd v ddq nc v ss nc dqa dqa nc nc sbb dqb nc v ddq nc v ss g nc ss v ss dqb nc dqb nc v ss zq dqa v dd nc nc nc sa nc nc k l m n p r t u v ddq v ddq sa v ddq v ddq nc mcm63r918 dqc top view f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 3 motorola fast sram MCM63R836 pin descriptions pin locations symbol type description 4k ck input address, data in, and control input register clock. active high. 4l ck input address, data in, and control input register clock. active low. (a) 6k, 7k, 6l, 7l, 6m, 6n, 7n, 6p, 7p (b) 6d, 7d, 6e, 7e, 6f, 6g, 7g, 6h, 7h (c) 1d, 2d, 1e, 2e, 2f, 1g, 2g, 1h, 2h (d) 1k, 2k, 1l, 2l, 2m, 1n, 2n, 1p, 2p dqx i/o synchronous data i/o. 4f g input output enable functionality not supported. must be tied to v ss or driven to v il max. 2a, 3a, 5a, 6a, 3b, 5b, 6b, 2c, 3c, 5c, 6c, 4n, 4p, 2r, 6r, 3t, 4t, 5t sa input synchronous address inputs: registered on the rising clock edge. 5l, 5g, 3g, 3l (a), (b), (c), (d) sbx input synchronous byte write enable: enables writes to byte x in conjunction with the sw input. has no effect on read cycles, active low. 4e ss input synchronous chip enable: registered on the rising clock edge, active low. 4m sw input synchronous write: registered on the rising clock edge, active low. writes all enabled bytes. 4u tck input test clock (jtag). 3u tdi input test data in (jtag). 5u tdo output test data out (jtag). 2u tms input test mode select (jtag). 4d zq input programmable output impedance: programming pin. 7t zz input enables sleep mode, active high. 4c, 2j, 4j, 6j, 4r, 5r v dd supply core power supply. 1a, 7a, 1f, 7f, 1j, 7j, 1m, 7m, 1u, 7u v ddq supply output power supply: provides operating power for output buffers. 3j, 5j v ref supply input reference: provides reference voltage for input buffers. 3d, 5d, 3e, 5e, 3f, 5f, 3h, 5h, 3k, 5k, 3m, 5m, 3n, 5n, 3p, 5p, 3r v ss supply ground. 4a, 1b, 2b, 4b, 7b, 1c, 7c, 4g, 4h, 1r, 7r, 1t, 2t, 6t, 6u nc e no connection: there is no connection to the chip. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 4 motorola fast sram mcm63r918 pin descriptions pin locations symbol type description 4k ck input address, data in, and control input register clock. active high. 4l ck input address, data in, and control input register clock. active low. (a) 6d, 7e, 6f, 7g, 6h, 7k, 6l, 6n, 7p (b) 1d, 2e, 2g, 1h, 2k, 1l, 2m, 1n, 2p dqx i/o synchronous data i/o. 4f g input output enable functionality not supported. must be tied to v ss or driven to v il max. 2a, 3a, 5a, 6a, 3b, 5b, 6b, 2c, 3c, 5c, 6c, 4n, 4p, 2r, 6r, 2t, 3t, 5t, 6t sa input synchronous address inputs: registered on the rising clock edge. 5l, 3g (a), (b) sbx input synchronous byte write enable: enables writes to byte x in conjunction with the sw input. has no effect on read cycles, active low. 4e ss input synchronous chip enable: registered on the rising clock edge, active low. 4m sw input synchronous write: registered on the rising clock edge, active low. writes all enabled bytes. 4u tck input test clock (jtag). 3u tdi input test data in (jtag). 5u tdo output test data out (jtag). 2u tms input test mode select (jtag). 4d zq input programmable output impedance: programming pin. 7t zz input enables sleep mode, active high. 4c, 2j, 4j, 6j, 4r, 5r v dd supply core power supply. 1a, 7a, 1f, 7f, 1j, 7j, 1m, 7m, 1u, 7u v ddq supply output power supply: provides operating power for output buffers. 3j, 5j v ref supply input reference: provides reference voltage for input buffers. 3d, 5d, 3e, 5e, 3f, 5f, 5g, 3h, 5h, 3k, 5k, 3l, 3m, 5m, 3n, 5n, 3p, 5p, 3r v ss supply ground. 4a, 1b, 2b, 4b, 7b, 1c, 7c, 2d, 7d, 1e, 6e, 2f, 1g, 4g, 6g, 2h, 4h, 7h, 1k, 6k, 2l, 7l, 6m, 2n, 7n, 1p, 6p, 1r, 7r, 1t, 4t, 6u nc e no connection: there is no connection to the chip. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 5 motorola fast sram absolute maximum ratings (voltages referenced to v ss , see note) rating symbol value unit core supply voltage v dd 0.5 to 3.9 v output supply voltage v ddq 0.5 to 2.5 v voltage on any pin other than jtag v in 0.5 to 2.5 v voltage on any jtag pin v jtag 0.5 to 3.9 v input current (per i/o) i in 50 ma output current (per i/o) i out 25 ma operating temperature t a 0 to 70 c temperature under bias t bias 10 to 85 c storage temperature t stg 55 to 125 c note: permanent device damage may occur if absolute maximum ratings are exceeded. functional operation should be restricted to recommended oper- ating conditions. exposure to higher than recommended voltages for extended periods of time could affect device reliability. pbga package thermal characteristics rating symbol max unit notes junction to ambient (still air) r q ja 50 c/w 1, 2 junction to ambient (@200 ft/min) singlelayer board r q ja 39 c/w 1, 2 junction to ambient (@200 ft/min) fourlayer board r q ja 27 c/w 3 junction to board (bottom) r q jb 23 c/w 4 junction to case (top) r q jc 1 c/w 5 notes: 1. junction temperature is a function of onchip power dissipation, package thermal resistance, mounting site (board) temperatur e, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. 2. per semi g3887. 3. measured using a fourlayer test board with two internal planes. 4. indicates the average thermal resistance between the die and the printed circuit board as measured by the ring cold plate met hod. 5. indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (mil s pec883 method 1012.1). clock truth table k zz ss sw sba sbb sbc sbd dq (n) dq (n + 1) mode l h l l h x x x x x d out 035 read cycle all bytes l h l l l l h h h highz d in 08 write cycle 1st byte l h l l l h l h h highz d in 917 write cycle 2nd byte l h l l l h h l h highz d in 18 26 write cycle 3rd byte l h l l l h h h l highz d in 27 35 write cycle 4th byte l h l l l l l l l highz d in 035 write cycle all bytes l h l l l h h h h highz highz abort write cycle l h l h h x x x x x highz deselect cycle l h l h l x x x x highz highz deselect cycle x h x x x x x x highz highz sleep mode this device contains circuitry to protect the inputs against damage due to high static volt- ages or electric fields; however, it is advised that normal precautions be taken to avoid applica- tion of any voltage higher than maximum rated voltages to this highimpedance circuit. this cmos memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. this device contains circuitry that will ensure the output devices are in highz at power up. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 6 motorola fast sram dc operating conditions and characteristics (2.375 v v dd 3.6 v, 0 c t a 70 c, unless otherwise noted) recommended operating conditions (see notes 1 through 4) parameter symbol min max 3.0 max 3.3 max 3.7 max 4.0 max unit notes core power supply voltage v dd 2.375 e e e e 3.6 v output driver supply voltage v ddq 1.4 e e e e 2.0 v ac supply current x36 (device selected, x18 all outputs open, freq = max, v dd = max, v ddq = max). includes supply currents for v dd . i dd1 e e 500 450 480 430 460 410 440 390 500 450 ma 5 quiescent active power supply current (device selected, all outputs open, freq = 0, v dd = max, v ddq = max). includes supply currents for v dd . i dd2 e 175 175 175 175 175 ma 6 active standby power supply current (device deselected, freq = max, v dd = max, v ddq = max). i sb1 e 200 195 190 185 200 ma 7 cmos standby supply current (device deselected, freq = 0, v dd = max, v ddq = max, all inputs static at cmos levels). i sb2 e 175 175 175 175 175 ma 6, 7 sleep mode current (zz = v ih , v dd = max, v ddq = max) i zz e 50 50 50 50 50 ma 6, 7 input reference dc voltage v ref (dc) 0.6 e e e e 1.3 v 8 notes: 1. all data sheet parameters specified to full range of v dd unless otherwise noted. all voltages are referenced to voltage applied to v ss bumps. 2. supply voltage applied to v dd connections. 3. supply voltage applied to v ddq connections. 4. all power supply currents measured with outputs open or deselected. 5. all inputs are zero. 6. cmos levels for i/os are v ic v ss + 0.2 v or v ddq 0.2 v. 7. device deselected as defined by the truth table. 8. although considerable latitude in the selection of the nominal dc value (i.e., rms value) of v ref is supported, the peak to peak ac component superimposed on v ref may not exceed 5% of the dc component of v ref . dc input characteristics parameter symbol min max unit notes dc input logic high v ih (dc) v ref + 0.1 v ddq + 0.3 v dc input logic low v il (dc) 0.3 v ref 0.1 v input leakage current i lkg(i) e 5 m a 1, 2 clock input signal voltage v in (dc) 0.3 2.5 v clock input differential voltage v dif (dc) 0.2 2.5 v 3 clock input common mode voltage range (see figure 2) v cm (dc) 0.60 1.3 v 4 clock input crossing point voltage range (see figure 2) v x 0.60 1.3 v notes: 1. 0 v v in v ddq for all pins. 2. measured at v ref = 0.75 v. 3. minimum instantaneous differential input voltage required for differential input clock operation. 4. maximum rejectable common mode input voltage variation. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 7 motorola fast sram dc output buffer characteristics e programmable impedance pushpull output buffer mode (2.375 v v dd 3.6 v, 0 c t a 70 c, zq = i zq (out) (rq)) (see notes 1 and 2) parameter symbol min max unit notes output logic low i ol (v ddq /2) / [(rq/5) + 10%] (v ddq /2) / [(rq/5) 10%] ma 3 output logic high i oh (v ddq /2) / [(rq/5) + 10%] (v ddq /2) / [(rq/5) 10%] ma 4 light load output logic low v ol v ss 0.4 v 5 light load output logic high v oh v ddq 0.4 v ddq v 6 programmable impedance zq [(rq/5) 10%] [(rq/5) + 10%] w 7 notes: 1. the impedance controlled mode is expected to be used in pointtopoint applications, driving highimpedance inputs. 2. the zq pin is connected through rq to v ss for the controlled impedance mode. 3. v ol = v ddq /2. 4. v oh = v ddq /2. 5. i ol 100 m a. 6. | i oh | 100 m a. 7. 175 rq 375. dc output buffer characteristics e minimum impedance pushpull output buffer mode (2.375 v v dd 3.6 v, 0 c t a 70 c) (see notes 1 and 2) parameter symbol min max unit notes output logic low v ol 2 v ss 0.4 v 3 output logic high v oh 2 v ddq 0.4 v ddq v 4 light load output logic low v ol 3 v ss 0.2 v 5 light load output logic high v oh 3 v ddq 0.2 v ddq v 6 notes: 1. the pushpull output mode is expected to be used in bussed applications and may be series or parallel terminated. conforms to the jedec standard jesd86 class i. 2. the zq pin is connected to a 100 w resistor to v ss to enable the minimum impedance mode. 3. i ol 8 ma. 4. | i oh | 8 ma. 5. i ol 100 m a. 6. | i oh | 100 m a. capacitance (f = 1.0 mhz, dv = 30 mv, 2.375 v v dd 3.6 v, 0 c t a 70 c, periodically sampled rather than 100% tested) characteristic symbol typ max unit input capacitance c in 3.2 5 pf input/output capacitance c i/o 3.8 6 pf ck, ck capacitance c ck 3.7 5 pf f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 8 motorola fast sram ac operating conditions and characteristics (2.375 v v dd 3.6 v, 0 c t a 70 c, unless otherwise noted) input pulse levels 0.25 to 1.25 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input rise/fall time 1 v/ns (20% to 80%) . . . . . . . . . . . . . . . . . . . . . . input timing measurement reference level 0.75 v . . . . . . . . . . . . . . output timing reference level 0.75 v . . . . . . . . . . . . . . . . . . . . . . . . . clock input timing reference level differential crosspoint . . . . . . zq for 50 w impedance 250 w . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . r q ja device 22 c/w . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . read/write cycle timing (see note 1) 63r8363.0 63r9183.0 63r8363.3 63r9183.3 63r8363.7 63r9183.7 63r8364.0 63r9184.0 parameter symbol min max min max min max min max unit notes cycle time t khkh 3 e 3.3 e 3.7 e 4 e ns clock high pulse width t khkl 1.2 e 1.2 e 1.5 e 1.5 e ns clock low pulse width t klkh 1.2 e 1.2 e 1.5 e 1.5 e ns clock high to output lowz t khqx1 0.5 e 0.5 e 0.5 e 0.5 e ns 1, 2 clock high to output valid t khqv e 1.5 e 1.65 e 1.85 e 2 ns clock high to output hold t khqx 0.5 e 0.5 e 0.5 e 0.5 e ns 1 clock high to output highz t khqz e 1.5 e 1.6 e 1.7 e 2 ns 1, 3 zz high to sleep mode t zze 3 e 3.3 e 3.7 e 4 e ns zz low to recovery t zzr e 10 e 10 e 10 e 10 ns setup times: address data in chip select write enable t avkh t dvkh t svkh t wvkh 0.5 e 0.5 e 0.5 e 0.5 e ns hold times: address data in chip select write enable t khax t khdx t khsx t khwx 0.5 e 0.5 e 0.5 e 0.5 e ns notes: 1. this parameter is sampled and not 100% tested. 2. measured at 200 mv from steady state. 3. measured at 200 mv from steady state. see test load figure 1b. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 9 motorola fast sram the table of timing values shows either a minimum or a maximum limit for each parameter. input requirements are specified from the external system point of view. thus, address setup time is shown as a minimum since the system must supply at least that much time. on the other hand, responses from the memory are specified from the device point of view. thus, the access time is shown as a maximum since the device never provides data later than that time. timing limits device under test zq 50 w 50 w 0.75 v v ddq /2 v ref 250 w figure 1. test loads 50 w 50 w 0.75 v 0.75 v 50 w 50 w 5 pf 5 pf 16.7 w dq 16.7 w 16.7 w 0.75 v a. test load b. test load ac input characteristics (see note 1) parameter symbol min max notes ac input logic high (see figure 4) v ih (ac) v ref + 200 mv e ac input logic low (see figures 2 and 4) v il (ac) e v ref 200 mv 2 input reference peak to peak ac voltage v ref (ac) e 5% v ref (dc) 3 clock input differential voltage v dif (ac) 400 mv v ddq + 500 mv 4 notes: 1. inputs may overshoot to 3.3 v for up to 35% t khkh or 1.0 ns, whichever is smaller, and 3.8 v instantaneous peak overshoot. see figure 2. 2. inputs may undershoot to v ss 1.0 v for up to 35% t khkh or 1.0 ns, whichever is smaller, and v ss 1.5 v instantaneous peak undershoot. see figure 2. 3. although considerable latitude in the selection of the nominal dc value (i.e., rms value) of v ref is supported, the peak to peak ac component superimposed on v ref may not exceed 5% of the dc component of v ref . 4. minimum instantaneous differential input voltage required for differential input clock operation. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 10 motorola fast sram figure 2. undershoot voltage v ih v ss 1.0 v 1.5 v 35% t khkh crossing point v ddq v ss v tr v dif v cp v cm * figure 3. differential inputs/common mode input voltage *v cm , the common mode input voltage, equals v tr [(v tr v cp )/2]. v ih (ac) v ref v il (ac) v ddq v ss figure 4. ac input conditions f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 11 motorola fast sram t khkl t khkh dqx ck q1 sa a0 a1 t klkh q0 q1 t khqv d2 q3 t khqz t khqx a2 a3 a4 t khqx1 t khdx t dvkh t wvkh t khwx t svkh t khsx t avkh t khax v il ss sw sbx g t khqx register/register readwriteread cycles f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
zz k sleep mode timing sw g t zze t zzr addr dq normal operation no reads or writes allowed in sleep mode no new reads or writes allowed normal operation i zz i dd v il MCM63R836 ? mcm63r918 12 motorola fast sram f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 13 motorola fast sram functional operation read and write operations all control signals are registered on the rising edge of the ck clock. these signals must meet the setup and hold times shown in the ac characteristics table. on the rising edge of the following clock, read data is clocked into the output regis- ter and available at the outputs at t khqv . during this same cycle a new read address can be applied to the address pins. a deselect cycle (dead cycle) must occur prior to a write cycle. read cycles may follow write cycles immediately. ss and sw control output drive. chip deselect via a high on ss at the rising edge of the ck clock has its effect on the output drivers after the next rising edge of the ck clock. sw low deselects the output drivers immediately (on the same cycle). write and byte write functions note that in the following discussion the term abyteo refers to nine bits of the ram i/o bus. in all cases, the timing parameters described for synchronous write input (sw ) apply to each of the byte write enable inputs (sba , sbb , etc.). byte write enable inputs have no effect on read cycles. this allows the system designer not interested in performing byte writes to connect the byte enable inputs to active low (v ss ). reads of all bytes proceed normally and write cycles, activated via a low on sw , and the rising edge of the ck clock, write the entire ram i/o width. this way the designer is spared having to drive multiple write input buffer loads. byte writes are performed using the byte write enable in- puts in conjunction with the synchronous write input (sw ). it is important to note that writing any one byte will inhibit a read of all bytes at the current address. the ram cannot simulta- neously read one byte and write another at the same ad- dress. a write cycle initiated with none of the byte write enable inputs active is neither a read or a write. no write will occur, but the outputs will be deselected as in a normal write cycle. late write the write address is sampled on the first rising edge of clock and write data is sampled on the following rising edge. the late write feature is implemented with single stage write buffering. write buffering is transparent to the user. a comparator monitors the address bus and, when necessary, routes buffer contents to the outputs to assure coherent operation. this occurs in all cases whether there is a byte write or a full word is written. programmable impedance operation the designer can program the rams output buffer imped- ance by terminating the zq pin to v ss through a precision resistor (rq). the value of rq is five times the output imped- ance desired. for example, 250 w resistor will give an output impedance of 50 w . impedance updates occur during write and deselect cycles. the actual change in the impedance occurs in small incre- ments and is binary. the binary impedance has 256 values and therefore, there are no significant disturbances that occur on the output because of this smooth update method. at power up, the output impedance will take up to 65,000 cycles for the impedance to be completely updated. at re- covery from sleep mode, the previously programmed value will be recovered. power up and initialization the following supply voltage application sequence is recommended: v ss , v dd , then v ddq . please note, per the absolute maximum ratings table, v ddq is not to exceed v ddq + 0.5 v or 2.0 v max, whatever the instantaneous value of v dd . once supplies have reached specification levels, a minimum dwell of 1.0 ms with ck clock inputs cycling is required before beginning normal operations. at power up the output impedance will be set at approximately 50 w as stated above. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 14 motorola fast sram sleep mode this device is equipped with an optional sleep or low power mode. the sleep mode pine is asynchronous and active high. during normal operation, the zz pin is pulled low. when zz is pulled high, the chip will enter sleep mode where the device will meet lowest possible power conditions. the sleep mode timing diagram shows the modes of operation: normal operation, no read/write allowed, and sleep mode. normal operation all inputs must meet setup and hold times prior to sleep and t zzr nanoseconds after recovering from sleep. clock (k) must also meet cycle high and low times during these periods. two cycles prior to sleep, initiation of either a read or write operation is not allowed. no read/write allowed during the period of time just prior to sleep and during recovery from sleep, the assertion of any write or read signal is not allowed. if a write or read operation occurs during these periods, the memory array may be corrupted. validity of data out from the ram can not be guaranteed immediately after zz is asserted (prior to being in sleep). during sleep mode recovery, the output impedance must be given additional time above and beyond t zzr in order to match desired impedance (see explanation in output impedance circuitry section). sleep mode the ram automatically deselects itself. the ram discon- nects its internal clock buffer. the external clock may contin- ue to run without impacting the rams sleep current (i zz ). all outputs will remain in a highz state while in sleep mode. all inputs are allowed to toggle. the ram will not be selected, and will not perform any reads or writes. serial boundary scan test access port operation overview the serial boundary scan test access port (tap) on this ram is designed to operate in a manner consistent with ieee standard 1149.11990 (commonly referred to as jtag), but does not implement all of the functions required for ieee 1149.1 compliance. certain functions have been modified or eliminated because their implementation places extra delays in the rams critical speed path. nevertheless, the ram supports the standard tap controller architecture. (the tap controller is the state machine that controls the taps operation) and can be expected to function in a manner that does not conflict with the operation of devices with ieee 1149.1 compliant taps. the tap operates using conven- tional jedec standard 81b low voltage (3.3 v) ttl/cmos logic level signaling. disabling the test access port it is possible to use this device without utilizing the tap. to disable the tap controller without interfering with normal operation of the device, tck must be tied to v ss to preclude midlevel inputs. tdi and tms are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. but they may also be tied to v dd through a 1 k resistor. tdo should be left uncon- nected. tap dc operating characteristics (2.375 v v dd 3.6 v, 0 c t a 70 c, unless otherwise noted) parameter symbol min max unit notes logic input logic high v ih 1 1.2 v dd + 0.3 v logic input logic low v il 1 0.3 0.4 v logic input leakage current i lkg e 5 m a 1 cmos output logic low v ol 1 e 0.2 v 2 cmos output logic high v oh 1 v dd 0.2 e v 3 ttl output logic low v ol 2 e 0.4 v 4 ttl output logic high v oh 2 2.4 e v 5 notes: 1. 0 v v in v dd for all logic input pins. 2. i ol 1 100 m a @ v ol = 0.2 v. sampled, not 100% tested. 3. |i oh 1| 100 m a @ v ddq 0.2 v. sampled, not 100% tested. 4. i ol 2 8 ma @ v ol = 0.4 v. 5. |i oh 2| 8 ma @ v oh = 2.4 v. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 15 motorola fast sram tap ac operating conditions and characteristics (2.375 v v dd 3.6 v, 0 c t a 70 c, unless otherwise noted) input pulse levels 0 to 3.0 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input rise/fall time 1 v/ns (20% to 80%) . . . . . . . . . . . . . . . . . . . . . . input timing measurement reference level 1.5 v . . . . . . . . . . . . . . . output timing reference level 1.5 v . . . . . . . . . . . . . . . . . . . . . . . . . . output test load 50 w parallel terminated tline with 20 pf . . . . . . receiver input capacitance test load termination supply voltage (v t ) 1.5 v . . . . . . . . . . . . . . . tap controller timing parameter symbol min max unit notes cycle time t thth 100 e ns clock high time t thtl 40 e ns clock low time t tlth 40 e ns tms setup t mvth 10 e ns tms hold t thmx 10 e ns tdi valid to tck high t dvth 10 e ns tck high to tdi don't care t thdx 10 e ns capture setup t cs 10 e ns 1 capture hold t ch 10 e ns 1 tck low to tdo unknown t tlqx 0 e ns tck low to tdo valid t tlov e 20 ns note: 1. t cs + t ch defines the minimum pause in ram i/o pad transitions to assure accurate pad data capture. ac test load device under test 50 w 50 w 1.5 v 20 pf t thdx t tlqv t tlqx t dvth t tlth t thmx t mvth tap controller timing diagram t thth test clock (tck) test mode select (tms) test data in (tdi) test data out (tdo) t thtl f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 16 motorola fast sram test access port pins tck e test clock (input) clocks all tap events. all inputs are captured on the rising edge of tck and all outputs propagate from the falling edge of tck. tms e test mode select (input) the tms input is sampled on the rising edge of tck. this is the command input for the tap controller state machine. an undriven tms input will produce the same result as a logic 1 input level. tdi e test data in (input) the tdi input is sampled on the rising edge of tck. this is the input side of the serial registers placed between tdi and tdo. the register placed between tdi and tdo is deter- mined by the state of the tap controller state machine and the instruction that is currently loaded in the tap instruction register (see figure 6). an undriven tdi pin will produce the same result as a logic 1 input level. tdo e test data out (output) output that is active depending on the state of the tap state machine (see figure 6). output changes in response to the falling edge of tck. this is the output side of the serial registers placed between tdi and tdo. trst e tap reset this device does not have a trst pin. trst is optional in ieee 1149.1. the testlogic reset state is entered while tms is held high for five rising edges of tck. power on reset cir- cuitry is included internally. this type of reset does not affect the operation of the system logic. the reset affects test logic only. test access port registers overview the various tap registers are selected (one at a time) via the sequences of 1s and 0s input to the tms pin as the tck is strobed. each of the taps registers are serial shift regis- ters that capture serial input data on the rising edge of tck and push serial data out on subsequent falling edge of tck. when a register is selected it is aplacedo between the tdi and tdo pins. instruction register the instruction register holds the instructions that are executed by the tap controller when it is moved into the run test/idle or the various data register states. the instructions are 3 bits long. the register can be loaded when it is placed between the tdi and tdo pins. the instruction register is automatically preloaded with the idcode instruction at pow- erup or whenever the controller is placed in testlogicreset state. bypass register the bypass register is a single bit register that can be placed between tdi and tdo. it allows serial test data to be passed through the rams tap to another device in the scan chain with as little delay as possible. boundary scan register the boundary scan register is identical in length to the number of active input and i/o connections on the ram (not counting the tap pins). this also includes a number of place holder locations (always set to a logic 1) reserved for density upgrade address pins. there are a total of 70 bits in the case of the x36 device and 51 bits in the case of the x18 device. the boundary scan register, under the control of the tap controller, is loaded with the contents of the rams i/o ring when the controller is in capturedr state and then is placed between the tdi and tdo pins when the controller is moved to shiftdr state. several tap instructions can be used to activate the boundary scan register. the bump/bit scan order tables describe which device bump connects to each boundary scan register location. the first column defines the bit's position in the boundary scan register. the shift register bit nearest tdo (i.e., first to be shifted out) is defined as bit 1. the second column is the name of the input or i/o at the bump and the third column is the bump number. identification (id) register the id register is a 32bit register that is loaded with a de- vice and vendor specific 32bit code when the controller is put in capturedr state with the idcode command loaded in the instruction register. the code is loaded from a 32bit onchip rom. it describes various attributes of the ram as indicated below. the register is then placed between the tdi and tdo pins when the controller is moved into shiftdr state. bit 0 in the register is the lsb and the first to reach tdo when shifting begins. id register presence indicator bit no. 0 value 1 motorola jedec id code (compressed format, per ieee standard 1149.1 1990 bit no. 11 10 9 8 7 6 5 4 3 2 1 value 0 0 0 0 0 0 0 1 1 1 0 reserved for future use bit no. 17 16 15 14 13 12 value x x x x x x device width configuration bit no. 22 21 20 19 18 256k x 36 value 0 0 1 0 0 512k x 18 value 0 0 0 1 1 device depth configuration bit no. 27 26 25 24 23 256k x 36 value 0 0 1 1 0 512k x 18 value 0 0 1 1 1 revision number bit no. 31 30 29 28 value x x x x figure 5. id register bit meanings f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 17 motorola fast sram MCM63R836 bump/bit scan order bit si g nal bump bit si g nal bump no. g name p id no. g name p id 1 m2 5r 36 sa 3b 2 sa 4p 37 nc 2b 3 sa 4t 38 sa 3a 4 sa 6r 39 sa 3c 5 sa 5t 40 sa 2c 6 zz 7t 41 sa 2a 7 dqa 6p 42 dqc 2d 8 dqa 7p 43 dqc 1d 9 dqa 6n 44 dqc 2e 10 dqa 7n 45 dqc 1e 11 dqa 6m 46 dqc 2f 12 dqa 6l 47 dqc 2g 13 dqa 7l 48 dqc 1g 14 dqa 6k 49 dqc 2h 15 dqa 7k 50 dqc 1h 16 sba 5l 51 sbc 3g 17 ck 4l 52 zq 4d 18 ck 4k 53 ss 4e 19 g 4f 54 nc 4g 20 sbb 5g 55 nc 4h 21 dqb 7h 56 sw 4m 22 dqb 6h 57 sbd 3l 23 dqb 7g 58 dqd 1k 24 dqb 6g 59 dqd 2k 25 dqb 6f 60 dqd 1l 26 dqb 7e 61 dqd 2l 27 dqb 6e 62 dqd 2m 28 dqb 7d 63 dqd 1n 29 dqb 6d 64 dqd 2n 30 sa 6a 65 dqd 1p 31 sa 6c 66 dqd 2p 32 sa 5c 67 sa 3t 33 sa 5a 68 sa 2r 34 sa 6b 69 sa 4n 35 sa 5b 70 m1 3r mcm63r918 bump/bit scan order bit si g nal bump bit si g nal bump no. g name p id no. g name p id 1 m2 5r 36 sbb 3g 2 sa 6t 37 zq 4d 3 sa 4p 38 ss 4e 4 sa 6r 39 nc 4g 5 sa 5t 40 nc 4h 6 zz 7t 41 sw 4m 7 dqa 7p 42 dqb 2k 8 dqa 6n 43 dqb 1l 9 dqa 6l 44 dqb 2m 10 dqa 7k 45 dqb 1n 11 sba 5l 46 dqb 2p 12 ck 4l 47 sa 3t 13 ck 4k 48 sa 2r 14 g 4f 49 sa 4n 15 dqa 6h 50 sa 2t 16 dqa 7g 51 m1 3r 17 dqa 6f 18 dqa 7e 19 dqa 6d 20 sa 6a 21 sa 6c 22 sa 5c 23 sa 5a 24 sa 6b 25 sa 5b 26 sa 3b 27 nc 2b 28 sa 3a 29 sa 3c 30 sa 2c 31 sa 2a 32 dqb 1d 33 dqb 2e 34 dqb 2g 35 dqb 1h notes: 1. the nc pads listed in this table are indeed no connects, but are represented in the boundary scan register by a aplace holder o bit that is forced to logic 1. these pads are reserved for use as address inputs on higher density rams that follow this pad out and scan order st andard. 2. in scan mode, differential inputs ck and ck are referenced to each other and must be at opposite logic levels for reliable operation. 3. zq, m1, and m2 are not ordinary inputs and may not respond to standard i/o logic levels. zq, m1, and m2 must be driven to wit hin 100 mv of a v dd or v ss supply rail to ensure consistent results. 4. zz must remain at v il during boundary scan to ensure consistent results. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 18 motorola fast sram tap controller instruction set overview there are two classes of instructions defined in the ieee standard 1149.11990; the standard (public) instructions and device specific (private) instructions. some public instructions, are mandatory for ieee 1149.1 compliance. optional public instructions must be implemented in pre- scribed ways. although the tap controller in this device follows the ieee 1149.1 conventions, it is not ieee 1149.1 compliant because some of the mandatory instructions are not fully imple- mented. the tap on this device may be used to monitor all input and i/o pads, but can not be used to load address, data, or control signals into the ram or to preload the i/o buffers. in other words, the device will not perform ieee 1149.1 extest, intest, or the preload portion of the sample/preload command. when the tap controller is placed in captureir state, the two least significant bits of the instruction register are loaded with 01. when the controller is moved to the shiftir state the instruction register is placed between tdi and tdo. in this state the desired instruction is serially loaded through the tdi input (while the previous contents are shifted out at tdo). for all instructions, the tap executes newly loaded instructions only when the controller is moved to updateir state. the tap instruction sets for this device are listed in the following tables. standard (public) instructions bypass the bypass instruction is loaded in the instruction regis- ter when the bypass register is placed between tdi and tdo. this occurs when the tap controller is moved to the shiftdr state. this allows the board level scan path to be shortened to facilitate testing of other devices in the scan path. sample/preload sample/preload is an ieee 1149.1 mandatory public instruction. when the sample/preload instruction is loaded in the instruction register, moving the tap controller into the capturedr state, loads the data in the rams input and i/o buffers into the boundary scan register. because the ram clock(s) are independent from the tap clock (tck), it is possible for the tap to attempt to capture the i/o ring con- tents while the input buffers are in transition (i.e., in a metast- able state). although allowing the tap to sample metastable inputs will not harm the device, repeatable results can not be expected. ram input signals must be stabilized for long enough to meet the taps input data capture setup, plus hold time (t cs plus t ch ). the rams clock inputs need not be paused for any other tap operation except capturing the i/o ring contents into the boundary scan register. moving the controller to shiftdr state then places the boundary scan register between the tdi and tdo pins. be- cause the preload portion of the command is not im- plemented in this device, moving the controller to the updatedr state with the sample/preload instruction loaded in the instruction register has the same effect as the pausedr command. this functionality is not ieee 1149.1 compliant. extest extest is an ieee 1149.1 mandatory public instruction. it is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. extest is not implemented in this device. therefore, this device is not ieee 1149.1 compliant. nevertheless, this rams tap does respond to an all zeros instruction, as follows. with the extest (000) instruction loaded in the instruction register, the ram responds just as it does in response to the sample/preload instruction described above, except the dq pins are forced to highz any time the instruction is loaded. idcode the idcode instruction causes the id rom to be loaded into the id register when the controller is in capturedr mode and places the id register between the tdi and tdo pins in shiftdr mode. the idcode instruction is the default instruction loaded in at power up and any time the controller is placed in the testlogicreset state. the device specific (public) instruction samplez if the samplez instruction is loaded in the instruction register, all dq pins are forced to an inactive drive state (highz) and the boundary scan register is connected be- tween tdi and tdo when the tap controller is moved to the shiftdr state. the device specific (private) instruction no op do not use these instructions; they are reserved for future use. f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 19 motorola fast sram standard (public) instruction codes instruction code* description extest 000 captures i/o ring contents. places the boundary scan register between tdi and tdo. forces all dq pins to highz state. not ieee 1149.1 compliant. idcode 001** preloads id register and places it between tdi and tdo. does not affect ram operation. sample/preload 100 captures i/o ring contents. places the boundary scan register between tdi and tdo. does not affect ram operation. does not implement ieee 1149.1 preload function. not ieee 1149.1 compliant. bypass 111 places bypass register between tdi and tdo. does not affect ram operation. samplez 010 captures i/o ring contents. places the boundary scan register between tdi and tdo. forces all dq pins drivers to highz state. * instruction codes expressed in binary; msb on left, lsb on right. ** default instruction automatically loaded at powerup and in testlogicreset state. standard (private) instruction codes instruction code* description no op 011 do not use these instructions; they are reserved for future use. no op 101 do not use these instructions; they are reserved for future use. no op 110 do not use these instructions; they are reserved for future use. * instruction codes expressed in binary; msb on left, lsb on right. capturedr exit1dr exit2dr updatedr captureir exit1ir exit2ir updateir shiftir pauseir shiftdr pausedr testlogic reset runtest/ idle select drscan select irscan 1 0 1 1 1 1 1 1 1 11 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 note: the value adjacent to each state transition represents the signal present at tms at the rising edge of tck. 0 figure 6. tap controller state diagram f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 20 motorola fast sram 63r836 mcm 63r918 xx x x motorola memory prefix part number full part numbers e MCM63R836fc3.0 mcm63r918fc3.0 MCM63R836fc3.0r mcm63r918fc3.0r MCM63R836fc3.3 mcm63r918fc3.3 MCM63R836fc3.3r mcm63r918fc3.3r MCM63R836fc3.7 mcm63r918fc3.7 MCM63R836fc3.7r mcm63r918fc3.7r MCM63R836fc4.0 mcm63r918fc4.0 MCM63R836fc4.0r mcm63r918fc4.0r r = tape and reel, blank = tray package (fc = flipped chip pbga) speed (3.0= 3.0 ns, 3.3 = 3.3 ns, 3.7 = 3.7 ns, 4.0 = 4.0 ns) ordering information (order by full part number) fc package 7 x 17 bump pbga case 999d01 package dimensions a b c d e f g h j k l m n p r t u 119x bottom view d 0.2 7 6 5 4 3 2 1 b 0.15 a e e2 d2 c b e 0.3 a bc e3 d3 pin a1 index 4x top view 16x m m 5 e 6x e1 d1 3 a seating side view plane a1 a2 a3 a4 0.2 a 0.35 a 0.25 a notes: 1. dimensioning and tolerancing per asme y14.5m,1992. 2. all dimensions in millimeters. 3. dimension b is the maximum solder ball diameter measured parallel to datum plane a. 4. datum a, the seating plane, is defined by the spherical crowns of the solder balls. 5. an ai index mark will be located in this area. 6. d2 and e2 define the area occupied by the die. d3 and e3 are the minimum clearance from the package edge to the chip capacitors. 7. capacitors may not be present on all devices. 8. caution must be taken not to short exposed metal capacitor pads on package top. dim min max millimeters a 2.77 a1 0.50 0.70 a2 1.75 2.07 a3 0.80 0.92 a4 0.92 1.15 d 22.00 bsc d1 20.32 bsc d2 12.10 12.40 d3 1.10 e 14.00 bsc e1 7.62 bsc e2 7.26 7.46 e3 1.10 b 0.60 0.90 e 1.27 bsc f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .
MCM63R836 ? mcm63r918 21 motorola fast sram motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty, represe ntation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the applicati on or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. atypicalo para meters which may be provided in motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all ope rating parameters, including atypicalso must be validated for each customer application by customer's technical experts. motorola does not convey any license under it s patent rights nor the rights of others. motorola products are not designed, intended, or authorized for use as components in systems intended for surgical imp lant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the motorola product cou ld create a situation where personal injury or death may occur. should buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expens es, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized u se, even if such claim alleges that motorola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks of motoro la, inc. motorola, inc. is an equal opportunity/affirmative action employer. how to reach us: usa / europe / locations not listed: motorola literature distribution; japan : motorola japan ltd.; sps, technical information center, p.o. box 5405, denver, colorado, 80217. 1-303-675-2140 or 1-800-441-2447 3-20-1, minami-azabu. minato-ku, tokyo 106-8573 japan. 8 1-3-3440-3569 technical information center: 1-800-521-6274 asia / pacific: motorola semiconductors h.k. ltd.; silicon harbour centre, 2 dai king street, tai po industrial estate, tao po, n.t., hong kong. home page : http ://motorola.com/semiconductors / 852-26668334 MCM63R836/d ? f r e e s c a l e s e m i c o n d u c t o r , i freescale semiconductor, inc. f o r m o r e i n f o r m a t i o n o n t h i s p r o d u c t , g o t o : w w w . f r e e s c a l e . c o m n c . . .

▲Up To Search▲

Price & Availability of MCM63R836

	To Download MCM63R836 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .